The advantages of a Multi-Chip Module (MCM) 
INTRODUCTION
Portable systems design and add-on cards have stringent limits on low-power and small-size constraints. A Multi-Chip Module (MCM) is a device in which several bare-chips are attached to a single substrate and then packaged as a smallsize and low-power system. Furthermore, MCM packaging technology used in electronic systems translate the semiconductor speed into system performance [1] [2] [3] , but low-power and highdensity MCMs are expensive to fabricate and usually requires weeks of engineering effort for system prototyping and product verification. The engineering delay in designing and fabricating such MCMs become unacceptable in today's competitive market. The needs of quick turnaround time, high product yield, and low cost have led to the development of another approach, called Symmetric and Programmable Multi-Chip Module (SPMCM) [4] [5] [6] [7] . This SPMCM technology provides the designers with a pre-characterized MCM substrate and some programmable interconnections such that they can generate a fast prototyping or a final consumer product in a short time. The advantages of SPMCM are that the field programmable technology can reduce product development cycle and NRE (Non-Recurrence Engineering) cost, while MCM technology can achieve low power and small size.
Several systems have been proposed for the lowpower and small-size prototyping system design on MCM [8] [9] [10] [11] [12] [13] , most of them interconnect the Field Programmable Gate Arrays (FPGAs) with some Field Programmable Interconnect Chips (FPICs) [14] [15] [16] [17] on an MCM substrate. For instance, the BORG [8, 9] system is a reconfigurable prototyping board for FPGAs based on the Clos network. Galloway et al. [10] proposed a reconfigurable system, called Transmorgrifer-2, which is a hierarchical design based on the I-CUBE [15] routing chip. The Field Programmable Multi-Chip Module (FPMCM) [11] system is a reconfigurable system combining both the state-of-art FPGA and MCM technologies. Thomae and Bout [12] devised a multi-FPGA board for rapid prototyping, in which the ring architecture is used to interconnect FPGAs. A board for logic emulation has been developed by Babb et In order to improve the foregoing problem, we propose an SPMCM structure, which consists mainly of a symmetrical array of bare-chip slots surrounded with some FPICs for slot interconnections. The bare-chip slots allow bare chips (BCs) from different manufacturing processes to attach on the MCM substrate; therefore, our architecture is more flexible and can be used to realize a lowpower and small-size prototyping system containing bare-chips of various technologies. Our proposed FPIC architecture uses polygonal routing modules and virtual-wires [13] [5] [6] [7] that consists of an array of bare-chip slots and interconnection FPICs [14] [15] [16] [17] on an MCM substrate, as shown in Figure 1 Our proposed SPMCM is similar to the symmetric FPGA (Xilinx XC4000-type) [18] [19] . A brief review of the symmetric FPGA architecture is given as follows. A typical symmetric FPGA consists of an array of logic modules that can be interconnected using routing resources, as shown in Figure 3 (a). The routing resources comprise metal wires and routing modules. Thus, an arbitrary digital circuit can be implemented by appropriately configuring these routing modules and logic modules. A routing module (RM) consists of two connection-modules (CMs) connected to a switch-module (SM), and each of these modules contains itself many programmable switches, as shown in Figure 3 (a). The routing module is the section of the routing resources to be replicated across the entire symmetric FPGA. The logic-module (L) contains configurable digital circuits to implement logic functions. The input and output pins of a logic module are connected to its surrounding connection modules, which in turn are connected to the switch modules.
Similar to the symmetric FPGA model shown in Figure 3 (a), if we substitute the logic modules with the bare-chip slots and each of the routing modules with an FPIC, we obtain an SPMCM system, as shown in Figure 1 . In this manner, the routing algorithm and architecture of the SPMCM are similar to the symmetric FPGA [19] . Therefore, we use the terms "routing module"
and "FPIC" interchangeably in this paper. In the following sections, we A connection module, denoted as CM(m, n), is an m n rectangular block, where m is the number of tracks connected to the switch modules, and n is the number of tracks connected to the bare-chip slots (logic modules), as shown in Figure 3(c) .
Therefore, each bare-chip slot can have at most 2n pads. A conventional routing module consisting of two connection modules CM(m, n) and a switch module SM(4, m) is denoted as RM(4, m, n), as shown in Figure 3(a) . The flexibility of a connection module [18] , Fc, is defined as the number of tracks to which each pad in a bare-chip slot (logic module) can be connected; for the example in Figure 3 (c), Fc-6. Thereafter, a connection module can contain Fc n programmable switches. In a connection module CM(m, n), the ratio of Fc to rn is called the flexibility ratio, i.e., rFc--Fc/m. This rFc is the probability that a wire arriving at a particular track in the connection module is able to connect to the required pin of a bare-chip slot (logic module) [18] , thus 0_< rF<_ 1. Rose and Brown [18] suggested that Fs-3 and a high value of Fc, i.e., rFc close to 1, are sufficient to provide high routability in a symmetric FPGA. For example, the Xilinx XC4000 family FPGAs use Fs--3 and rF--1.
Number of Switches in a Conventional
Routing Module
Let the number of programmable switches in an RM(4, m, n) be denoted as PS(4, m, n), which is equal to the number of programmable switches between two CM(m, n) and an SM(4, m). This is given by:
PS(4, m, n) 2Fcn + 6m 2rFcmn + 6m 2m(rFc n + 3)
For the Xilinx XC4000 family FPGAs with Fs-3 and rF--1, we have: 
Virtual Wires
Virtual-wires [13] technology is used in our FPIC to improve the routing resources and to overcome the pin count limitation by multiplexing each physical wire among multiple logical wires. Figure 7 shows an example of four logical wires allocated to four physical wires in an RM (8, 6, 21). The chip layout of our FPIC is shown in Figure 9 and it will be fabricated in a 0.6 lam Single-Poly- 
